generate Verilog code from Simulink model